# CS-280: Successive Approximation for Analog to Digital (A/D) Conversion 

Dr. E. Durant [durant@msoe.edu](mailto:durant@msoe.edu)

Tuesday 16 April 2002

## Introduction

The analog to digital (A/D) conversion system of the M68HC11 uses a network of switchable capacitors to successively approximate an analog input voltage. The capacitors are arranged in powers of 2 , starting with two 1-unit capacitors $\left(1,1,2,4,8, \ldots, 2^{N-1}\right)$. Note that the sum of the capacitances is $2^{N}$ times some constant value given in Farads, where $N$ is the number of bits of resolution. The exact capacitances are not important for understanding the basic, static operation of the circuit.

Briefly, the A/D conversion proceeds as follows. First, an analog input voltage is used to charge several capacitors in parallel. The total capacitance (found by adding the individual capacitances) and input voltage determine the total charge, which is constant throughout the conversion. Second, the input voltage is disconnected and the circuit is reconfigured so that the negative input to a comparator is the negative of the analog input voltage. Third, starting with the largest capacitor (MSB), one terminal of each capacitor is moved from ground to logic 1 (normally 5 V ) and the output of the comparator is examined to determine whether the corresponding output bit should be a 1.

This is analogous to making change. We start with the largest denomination (MSB) and keep adding one unit (voltage resulting from charge on a capacitor) as long as the accumulated total (input to the comparator) does not exceed the total we are seeking (original analog input voltage). Since the units of "currency" are arranged in powers of 2 in the A/D converter, it turns out that we will need exactly 0 or 1 of each unit.

For example, if we have a 4 -bit A/D converter and our largest analog input is 5 V , the units are $2.5 \mathrm{~V}, 1.25 \mathrm{~V}, 0.625 \mathrm{~V}$, and 0.3125 V .

Additional circuitry (for protecting the circuit from high input voltages, switching the capacitors, etc.) is needed to make a complete successive approximation A/D converter.

## Background - Comparator

A comparator takes two analog input voltages and outputs logic 1 if the positive input is greater than the negative input. Otherwise, the output is logic 0 .


Comparator output: logic 0 if $V_{i}>0$
$\operatorname{logic} 1$ if $V_{i}<0$

## Step 1 - Charge Capacitors Using Voltage To Be

 ConvertedThe following example is based on Section 12 of the Motorola 68HC11 Reference Manual.

$$
\begin{aligned}
V_{H} & =5.0 \mathrm{~V} \text { (logic high) } \\
\text { Example: } V_{x} & =\frac{21}{32} V_{H}=3.28125 \mathrm{~V} \text { (analog voltage to convert) }
\end{aligned}
$$



Charge: $Q_{s}=(8+4+2+1+1)\left(V_{x}-0\right)=16 V_{x}=\frac{21}{2} V_{H}$

## Step 2 - Disconnect Top Plates From Ground, Disconnect $V_{x}$, and Connect Bottom Plates to Ground



Charge is conserved, so $V_{i}=-V_{x}$

## Step 3 - Approximate $V_{i}$ Beginning With MSB

Starting with MSB $(C=8)$ flip lower plate from 0 V to $V_{H}=5 V$.
If $V_{i}<0$ (comparator output is 1 ), proceed to next bit. Otherwise, flip capacitor back to original position and go to next bit.

$$
\begin{aligned}
C_{t o p} & =\sum \text { Parallel capacitances on top }\left(V_{i} \text { to } 5 \mathrm{~V}\right) \\
C_{b o t} & =\sum \text { Parallel capacitances on bottom }\left(V_{i} \text { to } 0 \mathrm{~V}\right)
\end{aligned}
$$

$$
\text { Charge: } \begin{aligned}
Q & =C_{t o p}\left(V_{H}-V_{i}\right)+C_{b o t}\left(0-V_{i}\right) \\
& =C_{t o p} V_{H}-\left(C_{t o p}+C_{b o t}\right) V_{i}
\end{aligned}
$$

Note: $C_{t o p}+C_{b o t}=16=2^{4}=2^{N}$, where $N$ is the number of bits. Flip first capacitor $(C=8) \ldots$


$$
\begin{aligned}
Q & =C_{t o p} V_{H}-\left(C_{t o p}+C_{b o t}\right) V_{i} \\
& =8 V_{H}-16 V_{i}
\end{aligned}
$$

Charge conserved: $Q_{s}=Q$

$$
\begin{aligned}
\frac{21}{2} V_{H} & =8 V_{H}-16 V_{i} \\
\frac{5}{2} V_{H} & =-16 V_{i} \\
-\frac{5}{32} V_{H} & =V_{i}
\end{aligned}
$$

$V_{i}<0 \therefore$ comparator output (MSB of result) is $1 \therefore$ leave capacitor up
When we move 2nd capacitor up:

$$
\begin{aligned}
Q & =C_{t o p} V_{H}-\left(C_{t o p}+C_{b o t}\right) V_{i} \\
& =(8+4) V_{H}-16 V_{i} \\
\frac{21}{2} V_{H} & =12 V_{H}-16 V_{i} \\
-\frac{3}{2} V_{H} & =-16 V_{i} \\
\frac{3}{32} V_{H} & =V_{i}
\end{aligned}
$$

$V_{i}>0 \therefore$ comparator output ( 2 nd MSB of result) is $0 \therefore$ put capacitor down
So far, we have $10_{2}$. The next two bits are 1 and 0 , so we end up with $1010_{2} \ldots$

$$
\begin{aligned}
C_{t o p} & =8+2=10 \\
Q & =10 V_{H}-16 V_{i} \\
\frac{21}{2} V_{H} & =10 V_{H}-16 V_{i} \\
\frac{1}{2} V_{H} & =-16 V_{i} \\
-\frac{1}{32} V_{H} & =V_{i}
\end{aligned}
$$

This final value of $V_{i}$ is the error of the approximation. Even assuming no noise, we have converted a continuous value to a value having 16 levels, so some precision was lost. The error computed this way will be between 0 and -1 LSB.

To get a better approximation, we add $\frac{V_{H}}{2^{N+1}}=\frac{5}{32} \mathrm{~V}$ to our estimate for $V_{x}$. Since $0000_{2}$ corresponds to the range from 0 to $\frac{V_{H}}{2^{N}}=\frac{5}{16} \mathrm{~V}$, the best estimate for the corresponding voltage is in the middle of the range.

So, our final estimate is $V_{x}^{\prime}=\left(\frac{1010_{2}}{10000_{2}}+\frac{1}{32}\right) V_{H}=\frac{21}{32} V_{H}$, which happens to be exactly equal to $V_{x}$ in this case.

