

BEG (4.1.6, p. 410)
times in ps

Dr. Durant 4/5/2009

assume 0; roughly $< 1/2$ MUX




FIGURE 4.2 The basic implementation of the MIPS subset, including the necessary multiplexers and control lines.

The top multiplexor ("Mux") controls what value replaces the PC (PC + 4 or the branch destination address); the multiplexor is controlled by the gate that "ANDs" together the Zero output of the ALU and a control signal that indicates that the instruction is a branch. The middle multiplexor, whose output returns to the register file, is used to steer the output of the ALU (in the case of an arithmetic-logical instruction) or the output of the data memory (in the case of a load) for writing into the register file. Finally, the bottommost multiplexor is used to determine whether the second ALU input is from the registers (for an arithmetic-logical instruction OR a branch) or from the offset field of the instruction (for a load or store). The added control lines are straightforward and determine the operation performed at the ALU, whether the data memory should read or write, and whether the registers should perform a write operation. The control lines are shown in color to make them easier to see.

$$* \text{Crit. path} = \text{IM} + \text{Regs} + \text{MUX} + \text{ALU} + (\text{AND}) + \text{MUX} *$$