



CE-1921-11 - Dr. Durant - Quiz 9
Spring 2017, Week 10

1. (1 point) **Define spatial** locality and **explain** how a cache might exploit it.
2. (1 point) A 2048 B direct-mapped cache is divided into 32 blocks. **Calculate** how many ~~set~~ ^{offset} bits there are.
3. (2 points) Continuing, there are 32 address lines. **Show** how the address is broken down into set, offset, and tag bits. $(1/2) \times 32$ set/offset
4. (2 points) **Calculate** an **example** of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache. (1) if same tag, but rest ok
5. (1 point) **Show** how the address format will change if the cache is instead organized as a **4-way** set associative cache, but nothing else changes.
6. (2 points) **Confirm by calculation** that the 2 addresses above are still in the same set. Explain why this must be the case.
7. (1 point) **Explain** how the ⁴ ~~2~~-way set associative cache avoids eviction of the first data read.

① after accessing a program/data location, it is likely that nearby locations will be accessed soon due to the way programs & data are organized. Therefore, having a moderate/large block size will "pre-cache" I/O likely to be used soon.

② $B_{\text{set}} = \frac{C}{N} = \frac{2048 \text{ B}}{32} = \frac{2^{11}}{2^5} \text{ B} = 2^6 \text{ B} = 64 \text{ B}$ (blocksize)
bits = $\log_2 | \text{addressable values} | = \log_2 64 = \underline{6}$



⑦ It puts the data from the 2nd tag in the 2nd way of the same set.


CE-1921-21 - Dr. Durant - Quiz 9
Spring 2017, Week 10

1. (1 point) **Define temporal** locality and **explain** how a cache might exploit it.
2. (1 point) A 1024 B direct-mapped cache is divided into 8 blocks. **Calculate** how many **set bits** there are.
3. (2 points) Continuing, there are 32 address lines. **Show** how the address is broken down into set, offset, and tag bits.
4. (2 points) **Calculate** an **example** of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache.
5. (1 point) **Show** how the address format will change if the cache is instead organized as a 2-way set associative cache, but nothing else changes.
6. (2 points) **Confirm by calculation** that the 2 addresses above are still in the same set. Explain why this must be the case.
7. (1 point) **Explain** how the set associative cache avoids eviction of the first data read.


① Once an instruction/data location is accessed, it is likely to be accessed again soon due to loops & how data structures work. So, it should be kept in the cache to speed future access.

② 8 blocks → 8 sets → $\log_2 8 = 3$ set bits

③ $B = \frac{C}{N} = \frac{1024 B}{8} = 128 B$ block size → $\log_2 128 = 7$ offset bits



⑤ $S = \frac{B}{2 \text{ ways}} = \frac{8}{2} = 4$ sets → 2 set bits



⑥ $0x0E80 = 0000 \ 1100 \ 1000 \ 0000$ In the set, we are truncating 2, equal
 $0x1280 = 0001 \ 0011 \ 1000 \ 0000$ 3-bit #'s, so the results are equal.

1000	0000
0011	1000
1000	0000

↑ both

⑦ It puts data for the 2nd tag in the 2nd way of the same set.