Name Answers

CE-1921-11 – Dr. Durant – Quiz 9
Spring 2017, Week 10

1. (1 point) ***Define spatial*** locality and ***explain*** how a cache might exploit it.
2. (1 point) A 2048 B direct-mapped cache is divided into 32 blocks. ***Calculate*** how many ~~set~~ offset ***bits*** there are.
3. (2 points) Continuing, there are 32 address lines. ***Show*** how the address is broken down into set, offset, and tag bits. (-1/2 x chg set/offset)
4. (2 points) ***Calculate*** an ***example*** of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache. (-1 if same tag, but rest ok)
5. (1 point) ***Show*** how the address format will change if the cache is instead organized as a ***4-way*** set associative cache, but nothing else changes.
6. (2 points) ***Confirm by calculation*** that the 2 addresses above are still in the same set. Explain why this must be the case.
7. (1 point) ***Explain*** how the 4-way set associative cache avoids eviction of the first data read.

① after accessing a program/data location, it is likely that nearby locations will be accessed soon due to the way programs + data are organized. Therefore, having a moderate/large blocksize will "pre-cache" I/O likely to be used soon.

② $B = \frac{C}{N} = \frac{2048\ B}{32} = \frac{2^{11}}{2^5} B = 2^6 B = 64\ B$ (blocksize)

bits = $\log_2$ |addressable values| = $\log_2 64 = 6$

③ set bits = $\log_2 |N| = 5$



④ 1 4 0 → 0x00000900
2 4 0 → 0x00000100
different same doesn't matter.

⑤ S≠N, $S = \frac{N}{4\text{ ways}} = \frac{32}{4} = 8$ sets → 3 set bits

⑥ 0x0900 → 0000 1001 0000 0000
0x1100 → 0001 0001 0000 0000
tag | set | offset
both 2
Truncated equal #s, so the truncated results are equal

⑦ It puts the data from the 2nd tag in the 2nd way of the same set.

Name Answers

CE-1921-21 – Dr. Durant – Quiz 9
Spring 2017, Week 10

1. (1 point) ***Define temporal*** locality and ***explain*** how a cache might exploit it.
2. (1 point) A 1024 B direct-mapped cache is divided into 8 blocks. ***Calculate*** how many ***set bits*** there are.
3. (2 points) Continuing, there are 32 address lines. ***Show*** how the address is broken down into set, offset, and tag bits.
4. (2 points) ***Calculate*** an ***example*** of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache.
5. (1 point) ***Show*** how the address format will change if the cache is instead organized as a 2-way set associative cache, but nothing else changes.
6. (2 points) ***Confirm by calculation*** that the 2 addresses above are still in the same set. Explain why this must be the case.
7. (1 point) ***Explain*** how the set associative cache avoids eviction of the first data read.

(1) Once an instruction/data location is accessed, it is likely to be accessed again soon due to loops + how data structures work. So, it should be kept in the cache to speed future access.

(2) 8 blocks → 8 sets → $\log_2 8 = 3$ set bits

(3) $B = \frac{C}{N} = \frac{1024\ B}{8} = 128\ B$ blocks/ways → $\log_2 128 = 7$ offset bits

(4)

	31	10	9	7	6	0	
	tag		set		offset		
3	5	0	11	10	000000	0	→ 0x00000E80
4	5	0	10	10	000000	0	→ 0x00001280
	↑ different		↑ same		↑ don't care		

(5) $S = \frac{\#B}{\#\text{ways}} = \frac{8}{2} = 4$ sets → 2 set bits



(6)

		set	offset	
0x0E80 =	0000 1110	10	000	0000
0x1280 =	0001 0010	10	000	0000
		↑ both		

In the set, we are truncating 2 equal 3-bit #s, so the results are equal.

(7) It puts data for the 2nd tag in the 2nd way of the same set.