


CE-1921-11 - Dr. Durant - Quiz 8  
Spring 2017, Week 9

- (2 points) Write a sequence of assembly instructions that generates a load-use (LDR) hazard.
- (4 points) Describe a solution to the load-use hazard that ensures that the processor executes the above sequence properly. *(-1) 2 stalls before correct*
- (4 points) Draw a pipeline in-flight diagram for your sequence of instructions, illustrating key details (e.g., stalling, flushing, and/or forwarding) of how the hazard is resolved. *(1.5) show fwd (1.4) stall @ IF not ID*

① LDR R1, [R2, #0]  
ADD R3, R1, R4

② Stall ADD @ decode, injecting a bubble.  
Then, when ADD reaches EX, the R1 value is available for forwarding.



CE-1921-21 - Dr. Durant - Quiz 8  
Spring 2017, Week 9


- (2 points) Write a sequence of assembly instructions that generates a control hazard, specifically one with a conditional branch (assume it is ultimately taken for illustration purposes below).
- (4 points) Describe a solution to the above hazard that ensures that the processor executes the above sequence properly.
- (4 points) Draw a pipeline in-flight diagram for your sequence of instructions, illustrating key details (e.g., stalling, flushing, and/or forwarding) of how the hazard is resolved.

(1) flush early (NZVC cnt.)  
(2 1/2) Mis Id ctrl hazard as data hazard on flags // processor 2-cycle stall.

```

①  CMP R1, R2
    BEQ L0
    ADD R3, R4, R5
    L0: SUB R4, R0, R0
  
```

② When B\* reaches EX, flush skipped instructions if B taken.



Common Error

Note: EX owns the flags. S-type instructions, including CMP, update NZVC flags in EX. So, there is no hazard between CMP + BEQ. (If there were a hazard, say if flag wr. happened @ WB, it would be a data hazard.)