Name <u>Mswess</u>

CE-1921 - Dr. Durant - Quiz 7 Spring 2018, Week 7

For the pipelined architecture discussed in class...

1. (3 points) Write a sequence of assembly instructions that generates a read-after-write data hazard.

2. (3 points) Describe the preferred (fastest execution) solution to the data hazard that ensures that the processor executes the above sequence properly.

3. (4 points) Draw a pipeline in-flight diagram for your instructions, inustrating key details (e.g., stalling, flushing, and/or forwarding) of how the hazard is resolved. Recall that this diagram shows instructions from top to bottom advancing through the pipeline in time from left to right.

(1) add rø, rl, #7 505 r2, rø, rø adds r4, rø, rø There are simpler solutions w/ ! RAW hazard. This demonstrates hazards on all 3 reads of rq.

- (2) Forwarding. The roll result exists in the processor by the time it is needed by the ALU in EX For sub a adds. It just has not been written back (MB) yet.
- (3) add r\(\psi, r \right), \right\)
 sub \(r^2, r \right), \(r^3 \)
 adds \(r^4, r \right), \(r^0 \)

(-1/2) FWD From post timo/

IF JID EX PINE CUBI

ACCEPT: