Name answers

## CE-1921-11 – Dr. Durant – Quiz 5 Spring 2016, Week 5

- 1. (1 point) Define the Princeton bottleneck.
- 2. (5 points) Draw the ARM single-cycle processor designed in lecture that can execute (just) ldr and str using (just) (positive) register offset (e.g., "[r6,#8]") addressing mode.
- 3. (2 points) List all the control signals for your processor above and indicate what their values must be when executing str r9, [r4, #20].
- 4. (2 points) State the execution time equation. Remember that time is the product of three terms.

When there is a single memory for both instructions & data it must complete 2 operation, on a love store operation, slowing processor operation \* op, etc -2 S MEM REGFILE ALL IM D 719.16 RDI 15.02 WD RD RA2 RD2 22 32 WE 15.12 WD \*: control 11.0 TX EXT IMM 32

 (3) Reg Write = O Alu Op = APD Mem Write = 1 clocked instr. IC
(4) time = CPI × instluction count × clock poriod

Name Unsuren

CE-1921-12 - Dr. Durant - Quiz 5 Spring 2016, Week 5

- (5 points) Draw the ARM single-cycle processor designed in lecture that can execute (just) ldr 1. and str using (just) (positive) register offset (e.g., "[r6, #8]") addressing mode.
- (2 points) List all the control signals for your processor above and indicate what their values must 2. be when executing ldr r7, [r3, #64].
- (1 point) Explain why ldr has the longest delay of any instruction in the single-cycle processor. 3.
- (2 points) State the execution time equation. Remember that time is the product of three terms. 4

(1) attached

Regwrite = 1 AluOp = ADD Men Write = 0

(3) Zongest propagation parth: PC -> IM -> REGFILE -> ALU -> MEM -> REGFILE road address add offer write result back to rog File

STT Stops here

