

ARM Instruction Formats

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data processing immediate shift	cond		0 0 0 ^I			opcode			S	Rn			Rd			shift amount			shift	0	Rm											
data processing register shift	cond		0 0 0 ^I			opcode			S	Rn			Rd			Rs	0	shift		1	Rm											
data processing immediate	cond		0 0 1 ^I			opcode			S	Rn			Rd			rotate			immediate													
load/store immediate offset	cond		0 1 0 ^I			P	U	B	W	L	Rn			Rd			immediate															
load/store register offset	cond		0 1 1 ^I			P	U	B	W	L	Rn			Rd			shift amount			shift	0	Rm										
load/store multiple	cond		1 0 0			P	U	S	W	L	Rn			register list																		
branch/branch with link	cond		1 0 1			L	24-bit offset																									

- S = For data processing instructions, updates condition codes
- S = For load/store multiple instructions, execution restricted to supervisor mode
- P, U, W = distinguish between different types of addressing_mode
- B = Unsigned byte (B==1) or word (B==0) access
- L = For load/store instructions, Load (L==1) or Store (L==0)
- L = For branch instructions, is return address stored in link register

cmd	Name	Description	Operation
0000	AND Rd, Rn, Src2	Bitwise AND	$Rd \leftarrow Rn \& Src2$
0001	EOR Rd, Rn, Src2	Bitwise XOR	$Rd \leftarrow Rn \wedge Src2$
0010	SUB Rd, Rn, Src2	Subtract	$Rd \leftarrow Rn - Src2$
0011	RSB Rd, Rn, Src2	Reverse Subtract	$Rd \leftarrow Src2 - Rn$
0100	ADD Rd, Rn, Src2	Add	$Rd \leftarrow Rn + Src2$
0101	ADC Rd, Rn, Src2	Add with Carry	$Rd \leftarrow Rn + Src2 + C$
0110	SBC Rd, Rn, Src2	Subtract with Carry	$Rd \leftarrow Rn - Src2 - \bar{C}$
0111	RSC Rd, Rn, Src2	Reverse Sub w/ Carry	$Rd \leftarrow Src2 - Rn - \bar{C}$
1000 (S = 1)	TST Rd, Rn, Src2	Test	Set flags based on Rn & Src2
1001 (S = 1)	TEQ Rd, Rn, Src2	Test Equivalence	Set flags based on Rn ^ Src2
1010 (S = 1)	CMP Rn, Src2	Compare	Set flags based on Rn - Src2
1011 (S = 1)	CMN Rn, Src2	Compare Negative	Set flags based on Rn + Src2
1100	ORR Rd, Rn, Src2	Bitwise OR	$Rd \leftarrow Rn Src2$
1101	Shifts:		
I = 1 OR (instr _{11:4} = 0)	MOV Rd, Src2	Move	$Rd \leftarrow Src2$
I = 0 AND (sh = 00; instr _{11:4} ≠ 0)	LSL Rd, Rn, Rs/shamt5	Logical Shift Left	$Rd \leftarrow Rn \ll Src2$
I = 0 AND (sh = 01)	LSR Rd, Rn, Rs/shamt5	Logical Shift Right	$Rd \leftarrow Rn \gg Src2$
I = 0 AND (sh = 10)	ASR Rd, Rn, Rs/shamt5	Arithmetic Shift Right	$Rd \leftarrow Rn \ggg Src2$
I = 0 AND (sh = 11; instr _{11:7,4} = 0)	RRX Rd, Rn, Rs/shamt5	Rotate Right Extend	{Rd, C} ← {C, Rd}
I = 0 AND (sh = 11; instr _{11:7} ≠ 0)	ROR Rd, Rn, Rs/shamt5	Rotate Right	$Rd \leftarrow Rn \text{ ror } Src2$
1110	BIC Rd, Rn, Src2	Bitwise Clear	$Rd \leftarrow Rn \& \sim Src2$
1111	MVN Rd, Rn, Src2	Bitwise NOT	$Rd \leftarrow \sim Rn$

Instruction	sh	Operation
LSL	00 ₂	Logical shift left
LSR	01 ₂	Logical shift right
ASR	10 ₂	Arithmetic shift right
ROR	11 ₂	Rotate right

Meaning		
Bit	I	U
0	Immediate offset in Src2	Subtract offset from base
1	Register offset in Src2	Add offset to base

Branch instructions


L	Name	Description	Operation
0	B label	Branch	$PC \leftarrow (PC+8) + imm24 \ll 2$
1	BL label	Branch with Link	$LR \leftarrow (PC+8) - 4; PC \leftarrow (PC+8) + imm24 \ll 2$

L	B	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

Condition mnemonics

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	\bar{Z}
0010	CS/HS	Carry set / unsigned higher or same	C
0011	CC/LO	Carry clear / unsigned lower	\bar{C}
0100	MI	Minus / negative	N
0101	PL	Plus / positive or zero	\bar{N}
0110	VS	Overflow / overflow set	V
0111	VC	No overflow / overflow clear	\bar{V}
1000	HI	Unsigned higher	$\bar{Z}C$
1001	LS	Unsigned lower or same	$Z \text{ OR } \bar{C}$
1010	GE	Signed greater than or equal	$N \oplus \bar{V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(N \oplus \bar{V})$
1101	LE	Signed less than or equal	$Z \text{ OR } (N \oplus V)$
1110	AL (or none)	Always / unconditional	Ignored

Multiply



Multiply instructions

cmd	Name	Description	Operation
000	MUL Rd, Rn, Rm	Multiply	$Rd \leftarrow Rn \times Rm$ (low 32 bits)
001	MMA Rd, Rn, Rm, Ra	Multiply Accumulate	$Rd \leftarrow (Rn \times Rm) + Ra$ (low 32 bits)
100	UMULL Rd, Rn, Rm, Ra	Unsigned Multiply Long	{Rd, Ra} ← $Rn \times Rm$ (all 64 bits, Rm/Rn unsigned)
101	UMIAL Rd, Rn, Rm, Ra	Unsigned Multiply Accumulate Long	{Rd, Ra} ← $(Rn \times Rm) + (Rd, Ra)$ (all 64 bits, Rm/Rn unsigned)
110	SMULL Rd, Rn, Rm, Ra	Signed Multiply Long	{Rd, Ra} ← $Rn \times Rm$ (all 64 bits, Rm/Rn signed)
111	SMIAL Rd, Rn, Rm, Ra	Signed Multiply Accumulate Long	{Rd, Ra} ← $(Rn \times Rm) + (Rd, Ra)$ (all 64 bits, Rm/Rn signed)

Immediate rotations and resulting 32-bit constant for imm8 = 0xFF

rot	32-bit Constant
0000	0000 0000 0000 0000 0000 0000 1111 1111
0001	1100 0000 0000 0000 0000 0000 0011 1111
0010	1111 0000 0000 0000 0000 0000 0000 1111
...	...
1111	0000 0000 0000 0000 0000 0000 0011 1111 1100

P	W	Index Mode
0	0	Post-index
0	1	Not supported
1	0	Offset
1	1	Pre-index