CE-1901-11 - Dr. Durant - Quiz 7 Fall 2016, Week 8 Quiz

- 1. (4 points) Glitches
 - a. **Derive** the minimized SOP expression for $F(ABCD) = \Sigma_m(2,5,6,7,8,12,13,15)$.
 - b. Determine between which pair(s) of minterms a (1-bit input change) glitch may occur.
 - c. *Modify* the expression for F to avoid all glitches.
- 2. (2 points) *Write* the logic equation for the 8:1 MUX, y = f(s,d), where s and d are 0-based vectors of appropriate length. Remember that there is a product term for each of the data terms; this product term checks all values of s to make sure they match the term's corresponding s-minterm.

- 3. (2 points) Recall that the carry-lookahead adder (CLA) uses propagate and generate signals $p_i = a_i + b_i$ and $g_i = a_i b_i$. For a 4-bit CLA, write the 2-level carry out (c_4) equation in terms of the propagate and generate signals. 4. (2 points) Assume that gate delay $\tau = 50$ ps. Approximate the speed (propagation delay) of **both** a
- 64-bit RCA and a CLA using 4, 16-bit lookahead modules. By what factor is the CLA faster? Note: make reasonable approximations about the number of gate delays; your answer need not be exact.

(3)
$$C_4 = g_3 + g_2 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + c0p0p1p2p3$$

Name Mswers

CE-1901-12 - Dr. Durant - Quiz 7 Fall 2016, Week 8 Quiz

- 1. (4 points) Glitches
 - a. **Derive** the minimized SOP expression for $F(ABCD) = \Sigma_m(2,6,7,9,12,13,15)$.
 - b. Determine between which pair(s) of minterms a (1-bit input change) glitch may occur.
 - c. *Modify* the expression for F to avoid all glitches.
- 2. (2 points) *Write* the logic equation for the 8:1 MUX, y = f(s,d), where s and d are 0-based vectors of appropriate length. Remember that there is a product term for each of the data terms; this product term checks all values of s to make sure they match the term's corresponding s-minterm.

- 3. (2 points) Recall that the carry-lookahead adder (CLA) uses propagate and generate signals $p_i = a_i + b_i$ and $g_i = a_i b_i$. For a 4-bit CLA, **write** the **2-level** carry out (c_4) equation in terms of the propagate and generate signals.
- 4. (2 points) Assume that gate delay τ = 50 ps. *Approximate* the speed (propagation delay) of *both* a 64-bit RCA *and* a CLA using 16, *4-bit* lookahead modules. By *what factor* is the CLA faster? Note: make reasonable approximations about the number of gate delays; your answer need not be exact.

RCA ~ 2 delays per bit,
$$64 \times 27 = 1287$$

CLA: bit pag @ Y

block pag @ 7

Fast carry ins: $c_4 @ 57$, $c_8 @ 77$
 $c_6 @ 337$

Final RCA4 = $(33 + (4 \times 2))7 = 417$

20 137

Factor $\frac{1287}{417} = 3.12...$

41 $\frac{3.12}{50}$
 $\frac{3.12}{50}$

Fast Carry () (1/4 · 2 + 3) 4

/4sils

block