Name anupr.

## CE-1901 – Dr. Durant – Quiz 6 Fall 2015, Week 6 Quiz

1. (6 points) Simplification and implementation:  $F(abcd) = \Sigma_m(1, 3, 4, 5, 6, 7, 9, 11, 12) + d(13, 14)$ 



- c. (0.5 point) *What* path of gates is involved in the contamination delay (shortest path) of this circuit? (illustrate in part b)
- d. (0.5 point) *What* path of gates is involved in the propagation delay (critical path) of this circuit? (illustrate in part b)
- e. (0.5 point) How many CMOS transistors does this require? Show your calculations.



f. (1 point) *Draw* the NOT-NAND-NAND form of the SOP circuit. Hint: Begin by placing 2 NOTs in series on each input to the OR.



g. (0.5 point) How many CMOS transistors does this require? Show your calculations.



h. (O points, extra challenge) Factor your result from (a) and apply bubble pushing to show how you can make an even smaller implementation of F than what you found above.

 $F = d(\overline{a} + \overline{b}) + bd = d\overline{ab} + b\overline{d} = d\overline{ab} + b\overline{d} = d\overline{ab} + b\overline{d}$ 1 NOT @ 2= 2 4 NAND2 @ 4 = 16 there is also bod, but XOR is a large gate in CMOS.

- 2. (2 points) MUXes
  - a. (2 points) *Write* the logic equation for the 4:1 MUX,  $y = f(s_{1..0}, d_{0..3})$ . Remember that there is a product term for each of the data terms; this product term checks all values of s to make sure they match the term's corresponding s-minterm.



b. (2 points) Using a block diagram *show* how a 4:1 MUX can be made from 3, 2:1 MUXes.



[-2098, 2047]

3. (2 points) Signed Numbers

a. Calculate the range of a 12-bit signed number. Remember, half of the numbers are negative. 2"= 2048 negatives numbers, 1 yero, 2047 pointivej

adon't nogate, i's comp. represents + 9 - numbers

b. **Convert** +5 and -4 into their 4-bit 2's complement representations and confirm that their sum is +1.

0101 4 0100 1010 fly 1011 1011 +11100--4 0101 + 1100 0001

-14) SI, So reversed -15 internal signo

Name auswerd

## CE-1901 – Dr. Durant – Quiz 6 Fall 2015, Week 6 Quiz





- c. (0.5 point) *What* path of gates is involved in the contamination delay (shortest path) of this circuit? (illustrate in part b)
- d. (0.5 point) *What* path of gates is involved in the propagation delay (critical path) of this circuit? (illustrate in part b)
- e. (0.5 point) How many CMOS transistors does this require? Show your calculations.



f. (1 point) *Draw* the NOT-NAND-NAND form of the SOP circuit. Hint: Begin by placing 2 NOTs in series on each input to the OR.



g. (0.5 point) How many CMOS transistors does this require? Show your calculations.

6 = = 2×2 fa NOT	100
8 = 2×4 fer NAND2	(12(20))
6 = 1×6 Ben NAND3	

 $F=b(\overline{a}+\overline{c})+d=b\overline{ac}+d=\overline{b\overline{ac}}\overline{d}$ 

h. (O points, extra challenge) Factor your result from (a) and apply bubble pushing to show how you can make an even smaller implementation of F than what you found in (e).

Do DE 3× NAND2-3 12 TAND 2× NOT -> 2